

TOWARD HIGH-FIDELITY HETEROGENEOUS MEMORY SYSTEM MODELING IN GEM5

Maryam Babaie, Ayaz Akram, Jason Lowe-Power

DArchR Research Group, CS Department, University of California Davis

{mbabaie, yazakram, jlowepower}@ucdavis.edu

ModSim Workshop
Seattle, WA, USA
Aug. 2022




Motivation

HPC systems rely on **heterogeneous memory**,
e.g., *Knights Landing, Cascade Lake, Sapphire Rapids*.

We need to rethink memory management.

:(No accurate model available for community.




We extend *gem5* with a heterogeneous memory system model for design space exploration of future HPC systems. We add support for:

1. *DRAM Cache*
2. *HBM interface and controller*
3. *Modular memory controller design*

gem5's DRAM Cache Support

A. Unified DRAM Cache/Memory Controller


B. Disaggregated DRAM Cache Controller



(A)

Goal: Enable cycle-level analysis of DRAM cache designs

- **Cache VS Backing-store Combination**
- **Fast/Local VS Slow/Far Memory Nodes**
- Analysis of **CXL** Connections
- **Data Management** analysis



(B)


gem5's DRAM Cache Validation

Performance Validation

1. Read bandwidth compares well with the theoretical peak.
2. Access amplification is same as in real hardware¹.


Functional Validation

- Successfully tested Linux kernel booting
- Tested GAPBS and NPB benchmark suites




DMC: Default Memory Controller of gem5

UDCC: Unified DRAM Cache/Memory Controller



¹ M. Hildebrand, J. T. Angeles, J. Lowe-Power, and V. Akella, "A case against hardware managed dram caches for nvram based systems," in 2021 ISPASS.


HBM2 Stack Modeling in gem5



A new HBM controller

Controls a single HBM physical Ch
Able to model pseudo channels
8 controllers model a 4H stack

A validated HBM2 memory interface[^]




*Our contribution in gem5.


[^]memory interface is gem5 abstraction of a memory device model.

HBM2 Model Performance Evaluation

Results match the theoretical peak



Refactoring of gem5 memory controller



Thank you and see you in the poster session 😊

Questions:

Maryam Babaie
mbabaie@ucdavis.edu

Ayaz Akram
yazakram@ucdavis.edu