


Potential and Limitation of High-Frequency Cores and Caches Kunal Pai, Anusheel Nand, Jason Lowe-Power

University of California, Davis



Motivation

oard		
Core		
L1D Cache	L1I Cache	500
L1D Cache	L1I Cache	5

- GOAL: Model emerging tech with very high clocks.
- Cryogenic

modeling


framework.



Experimental Set-Up

- Cryogenic components in gem5: BOOM (OOO), HiFive Unmatched (In-Order), 3-level cache hierarchy, all at <u>4 GHz.</u>
- Superconducting components: same µarch as cryogenic components, all at **100 GHz**.

\frown	C.			



computing & superconducting circuits • **gem5**: viable

- Configs: CryoAll, SuperCryo, SuperAll, In-Order CryoAll, In-Order SuperCryo, In-**Order SuperAll**.
 - Full-sized, realistic workloads: SimPoints -SPEC 2006 ref size.
 - **Potential**: high speedups.
 - Limitation: cost of data movement.

Potential Speedup

• **Bottlenecks**: Room temp. DRAM and low freq. caches. Latency hiding less

 In-order speedups over In-Order CryoAll > out-oforder speedups over CryoAll.




In-Order vs Out-of-Order


- Over CryoAll, out-of-order: more speedup.
- CryoAll outperforms In-Order CryoAll and In-Order SuperCryo.

• Big potential benefits, but only for some workloads, need for superconducting accelerator with low memory traffic.

Speedup of All Configs over CryoAll

10 5 9	11 7.6	21 11	19 13 24	12
	/ . V			and the second





Data Movement

High bandwidth

